This essay has been submitted by a student. This is not an example of the work written by professional essay writers.

The Study of Architecture and Programming Model of 8086

downloadDownload printPrint

Pssst… we can write an original essay just for you.

Any subject. Any type of essay. We’ll even meet a 3-hour deadline.

Get your price

121 writers online

The Study of Architecture and Programming Model of 8086 essay
Download PDF

Architecture of 8086

The CPU of 8086 is divided into two parts:

  1. BIU (Bus Interface Unit)
  2. EU (Execution Unit)
  1. BIU (Bus Interface Unit)
  2. The function Of BIU is to send address to:

    • Fetch the instruction or data from memory.
    • Write the data to memory.
    • Write the data to the port.
    • Read data from the port.

    Various Sections of the BIU are given below

    Segment Registers

    BIU has 4 segment registers of 16-bit each i.e. CS, DS, SS and ES.

    1. Code Segment (CS): Is used to address a memory location in the code segment of the memory, where the op-code of program is stored.
    2. Data Segment (DS): Is the register which points to segment of memory, where the data is stored.
    3. Stack Segment (SS): Is the register used to point out the stack location in stack segment of the memory and used to store data temporarily on the stack.
    4. Extra Segment (ES): Is to address the segment which is additional data segment used to store data.

    The memory pointers are used to point or address the particular memory location in memory.

    Instruction queue IQ (Queue)

    To increase the execution speed, BIU fetches as many as six instruction bytes ahead to time from memory.

    All the six bytes are then held in first-in-first-out 6-byte register called instruction queue IQ. Then all bytes have to be given to EU one-by-one.

    This pre-fetching operation of BIU may be in parallel with the execution operation of EU, which improves the speed of execution of instruction.

  3. Execution Unit (EU)
  4. The functions of execution unit are:

    • To tell BIU where to fetch the instruction or data from.
    • To decode the instructions.
    • To execute the instruction.

    The EU contains the control circuitry to perform various internal operations.

    A decoder in EU decodes the instruction fetched from memory to generate different internal or external control signal required to perform the operations.

    EU has 16 bit ALU, which can perform arithmetic and logical operations on 8-bit as well as 16-bit data.

    Flag register in EU is of 16-bit. These register contain nine active flags.

    Five flags in the lower byte of the register are similar to 8085 flag register.

    8086 flags are divided in two parts Status flags and Control flags.

    Status Flags:

    1. Carry Flag (CF): It is set to 1 if there is carry out of the MSB position i.e. resulting from an addition or if a borrow is needed at MSB during substraction.
    2. Auxillary Carry (AF): If an operation performed in ALU generates a carry/borrow from lower nibble (i.e.D0-D3) to upper nibble (i.e.D4-D7), the AF flag is set i.e. carry given by D3bit to D4 is AF flag.
    3. Parity Flag (PF): This flag is used to indicate the parity of result. If lower order 8-bits of result of an operations contains even number if 1, the parity flag is set and for odd number of 1, the parity flag is reset.
    4. Zero Flag (ZF): It is set, if the result of arithmetic or logical operation is zero else it will be reset.
    5. Sign Flag (SF): In sign magnitude format the sign of number is indicated by MSB bit. If the result of operation is negative sign flag is set. The sign flag is replica of MSB bit of result.
    6. Overflow Flag (OF): In case of the signed arithmetic operation, the overflow flag is set, if the result is too large to fit in the numbers bits available to accommodate it. The overflow flag has no significance in unsigned arithmetic operation.

    Control Flags:

    1. Trap Flag (TF): It is used for single step control. It allows user to execute one instruction of a program at a time for debugging. When trap flag is set, the program can be run in single step mode.
    2. Interrupt Flag (IF): It is an interrupt enable/disable flag. If it is set, the maskable interrupts INTR of 8086 is enabled and if it is reset, the interrupts is disable.
    3. Direction Flag (DF): The direction flag is used in string operation. If DF is set, string bytes are read or write from higher memory address to lower memory address. If DF is reset, the string bytes are read or write from lower memory address to higher memory address.

    Programming Model Of 8086

    The programming model of the 8086 through the Pentium II’s considered to be program visible because its registers are used during application programming and are specified by the instruc-tions.

    Other registers, detailed later in this chapter, are considered to be program invisible be¬cause they are not addressable directly during applications programming, but may be used indirectly during system programming.

    Only the 80286 and above contain the program-invisible registers used to control and operate the protected memory system.

    The programming model contains 8-, 16-, and 32-bit registers. The 8-bit registers are AH, AL, BH, BL, CH, CL, DH, and DL and are referred to when an instruction is formed using these two-letter designations. The 16-bit registers are AX, BX, CX, DX, SP, BP, DI, SI, IP, FLAGS, CS, DS, ES, SS, FS, and GS. The extended 32-bit registers are EAX, EBX, ECX, EDX, ESP, EBP, EDI, ESI, EIP, and EFLAGS.

Remember: This is just a sample from a fellow student.

Your time is important. Let us write you an essay from scratch

experts 450+ experts on 30 subjects ready to help you just now

delivery Starting from 3 hours delivery

Find Free Essays

We provide you with original essay samples, perfect formatting and styling

Cite this Essay

To export a reference to this article please select a referencing style below:

The Study of Architecture and Programming Model of 8086. (2018, December 17). GradesFixer. Retrieved October 28, 2021, from
“The Study of Architecture and Programming Model of 8086.” GradesFixer, 17 Dec. 2018,
The Study of Architecture and Programming Model of 8086. [online]. Available at: <> [Accessed 28 Oct. 2021].
The Study of Architecture and Programming Model of 8086 [Internet]. GradesFixer. 2018 Dec 17 [cited 2021 Oct 28]. Available from:
copy to clipboard

Sorry, copying is not allowed on our website. If you’d like this or any other sample, we’ll happily email it to you.

    By clicking “Send”, you agree to our Terms of service and Privacy statement. We will occasionally send you account related emails.


    Attention! This essay is not unique. You can get a 100% Plagiarism-FREE one in 30 sec

    Receive a 100% plagiarism-free essay on your email just for $4.99
    get unique paper
    *Public papers are open and may contain not unique content
    download public sample

    Sorry, we could not paraphrase this essay. Our professional writers can rewrite it and get you a unique paper.



    Please check your inbox.

    Want us to write one just for you? We can custom edit this essay into an original, 100% plagiarism free essay.

    thanks-icon Order now

    Hi there!

    Are you interested in getting a customized paper?

    Check it out!
    Having trouble finding the perfect essay? We’ve got you covered. Hire a writer

    Haven't found the right essay?

    Get an expert to write you the one you need!


    Professional writers and researchers


    Sources and citation are provided


    3 hour delivery